### drjatorres@gmail.com | Search History | My Account | Sign out

Google

Web Images Video News Maps more »

"high speed clock" "programmable delay" QAN Search Preferences

Web

Results 1 - 10 of about 54 for "high speed clock" "programmable delay" QAM . (0.39 seconds)

[PDF] Architecture and circuit design of a 6-GOPS signal processor for ...

File Format: PDF/Adobe Acrobat

in half-baud spaced operation and a **programmable delay** stage. ... buffers for **high speed clock** and data signals. The output ...

ieeexplore.ieee.org/iel1/4/8349/00364435.pdf?arnumber=364435 - Similar pages

Method and apparatus for fractional RF signal synthesis - Patent ...
10/796416 entitled APPARATUS FOR DIGITAL VECTOR QAM MODULATOR and application Ser. ... The delayed edge from the programmable delay 106a sets the output RF ...

www.freepatentsonline.com/7084676.html - 49k - Cached - Similar pages

Pulse transmission transmitter including a higher order time ... a pulse generator coupled to said **programmable delay** circuit; and ... 12 shows a **high-speed clock** 1210 used to provide triggering and synchronization that ... www.freepatentsonline.com/6625229.html - 69k - <u>Cached</u> - <u>Similar pages</u> [More results from www.freepatentsonline.com]

Pulse transmission receiver with higher-order time derivative ...

12 shows a **high-speed clock** 1210 used to provide triggering and ... polynomial generator block 1220 and a **programmable delay** circuit 1240 to permit ... www.patentstorm.us/patents/6606350-description.html - 67k - <u>Cached</u> - <u>Similar pages</u>

Lower overhead method for data transmission using ATM and SCDMA ... In the preferred embodiment, each chip is a QAM modulated element of a ... This programmable delay Td is set by the difference in addresses between the ... www.patentstorm.us/patents/5991308-description.html - 607k - Cached - Similar pages [More results from www.patentstorm.us]

### **Application Notes**

XAPP685 - **High-Speed Clock** Architecture for DDR Designs Using Local Inversion ... Virtex<sup>™</sup>-5 devices a have a high-precision **programmable delay** element ... www.xilinx.com/xlnx/xweb/xil\_publications\_showall.jsp? sGlobalNavPick=&sSecondaryNavPick=&iLanguag... - 858k - <u>Cached</u> - <u>Similar pages</u>

### FPGA FAQ comp.arch.fpga archives - authors (h)

109847: 06/10/06: Re: Design of a programmable delay line

<Hal.Turner@HalTurnerShow.com>: ... 11476: 98/08/18: QAM/QPSK guru wanted by garage startup ...

www.fpga-faq.com/archives/authors\_h.html - 362k - Cached - Similar pages

### FPGA FAQ comp.arch.fpga archives - authors (t)

40174: 02/03/01: high-speed clock distribution/divider in a FPGA?

<thomas.b36@gmail.com>: ... 18231: 99/10/08: DLL and programmable delay in Xilinx

www.fpga-faq.com/archives/authors\_t.html - 507k - Cached - Similar pages

### [PDF] ISSCC.ORG

File Format: PDF/Adobe Acrobat papers in the first half of this session address **high-speed clock ...** and sensitivity using a

combination of **programmable delay** elements and current sources ... www.isscc.org/isscc/2005/press/ISSCC2005PressKit.pdf - Similar pages

EP1107599 Terayon european software patent - Trellis encoder and a ... The 4th bit also maps each tribit to a 16 point QAM (quadrature amplitude ... This programmable delay Td is set by the difference in addresses between the ... gauss.ffii.org/PatentView/EP1107599 - 444k - Cached - Similar pages

Result Page: 1 2 Next

Try Google Desktop: search your computer as easily as you search the web.

"high speed clock" "programmable d Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2007 Google

drjatorres@gmail.com | Search History | My Account | Sign out

Google

Web Images Video News Maps more »

"high speed clock" "programmable delay" QAN Search Preferences

Web

Results 11 - 13 of 13 for "high speed clock" "programmable delay" QAM . (0.09 seconds)

[PDF] Architecture and circuit design of a 6-GOPS signal processor for ...
File Format: PDF/Adobe Acrobat - View as HTML
Abstract—A QAM processor for applications in QAM demod- ... in half-baud spaced operation and a programmable delay stage. ...
www.cparity.com/jpdfs/ieee/ssc/jssc/1995030/03mar/0219man.pdf - Supplemental Result - Similar pages

Lower overhead method for data transmission using ATM and SCDMA ... This programmable delay T.sub.d is set by the difference in addresses ... The data on buses 1078 and 1080 define a known point 3-j in the QAM constellation. ... www.wikipatents.com/5991308.html - 898k - Cached - Similar pages

Method and apparatus for fractional RF signal synthesis - Patent ... 10/796416 entitled APPARATUS FOR DIGITAL VECTOR QAM MODULATOR and ... Preferably phase delay of the programmable delay is calibrated from the phase ... www.patentgenius.com/patent/7084676.html - 51k - Supplemental Result - Cached - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 13 already displayed.

If you like, you can repeat the search with the omitted results included.

Result Page: Previous 1 2


"high speed clock" "programmable d Search

Search within results | Language Tools | Search Tips

<u>Google Home</u> - <u>Advertising Programs</u> - <u>Business Solutions</u> - <u>About Google</u>

©2007 Google







About Us

Newsroom


Advisory Board


Submit Web Site

Help

Contact Us

	Basic Search Advanced Search Search Preferences	
	"high speed clock" AND "programmable delay" AND Q/  ✓ Journal sources ✓ Preferred Web sources ✓ Other Web sources ☐ Exact phrase	
	Searched for:: :All of the words:"high speed clock" AND "programmable delay" AND QAM  Found:: :24 total   0 journal results   24 preferred web results   0 other web results  Sort by:: :relevance   date	
 		Re
1.	Dress, William B. / Smith, Stephen F., UNITED STATES PATENT AND TRADEMARK  OFFICE GRANTED PATENT, Sep 2003 circumvents both the noise-susceptibility and the increased-power problems of existing multi-state data quadrature amplitude (m-QAM) modulations by using mutually orthogonal states for each bit transmitted. In addition, each pulse has two distinct quadrature  Full text available at patent office. For more in-depth searching go to LexisNexis of the state of	us fo an ce co co
	cimilar regulte	ex ke
2.	COMMUNICATIONS  DRESS, William, B., Jr. / SMITH, Stephen F., EUROPEAN PATENT, Aug 2002  The invention relates generally to the field of pulse transmission communications. More particularly, the invention relates to pulse transmission, spread-spectrum modes of low-power radio communications. Prior art time-domain communications techniques are known to those skilled in the art. The  Full text available at patent office. For more in-depth searching go to lexisNexis-  view all 24 results from Patent Offices	ma mu pu ref sig sq tra
3.	Rakib, Selim Shlomo / Azenkot, Yehuda, EUROPEAN PATENT APPLICATION, Sep 2001 A method and apparatus for carrying out synchronous co- division multiple access (SCDMA) communication of multiple channels of digital data over a shared transmission	wa Or Al
4.	Apparatus and method for digital data transmission  Rakib, Selim Shlomo / Azenkot, Yehuda, EUROPEAN PATENT APPLICATION, Sep	





	orthogonal states for each bit transmitted. In addition, each pulse has two distinct quadrature
	Full text available at patent office. For more in-depth searching go to view all 24 results from Patent Offices similar results
□ 16	Pulse transmission transceiver architecture for low power communications  Dress, William B. / Smith, Stephen F., UNITED STATES PATENT AND TRADEMARK  OFFICE PRE-GRANT PUBLICATION, Jun 2002 circumvents both the noise-susceptibility and the increased-power problems of existing multi-state data quadrature amplitude (m-QAM) modulations by using mutually orthogonal states for each bit transmitted. In addition, each pulse has two distinct quadrature  Full text available at patent office. For more in-depth searching go to  LexisNexistiview all 24 results from Patent Offices  similar results
<b>17</b>	Apparatus and method for trellis encoding data for transmission in digital data transmission systems  Rakib, Selim Shlomo / Azenkot, Yehuda, UNITED STATES PATENT AND TRADEMARK OFFICE PRE-GRANT PUBLICATION, Feb 2002  A system for bidirectional communication of digital data between a central unit and a remote unit wherein the need for tracking loops in the central unit has been eliminated. The central unit transmitter generates a master carrier and a master clock  Full text available at patent office. For more in-depth searching go to View all 24 results from Patent Offices similar results
<b>18</b>	Apparatus and method for scdma digital data transmission using orthogonal codes and head end modem with no tracking loops  Rakib, Selim Shlomo / Azenkot, Yehuda, UNITED STATES PATENT AND TRADEMARK OFFICE PRE-GRANT PUBLICATION, Nov 2001the shared media. In the preferred embodiment, each chip is a QAM modulated element of a result vector where the result vectorhaving 144 elements. These 144 result vector elements will be QAM modulated to generate the 144 chips that are transmitted as a  Full text available at patent office. For more in-depth searching go to LexisNexisview all 24 results from Patent Offices similar results
□ <b>19</b>	Apparatus and method for SCDMA digital data transmission using orthogonal codes and a head end modem with no tracking loops  Rakib, Selim Shlomo / Azenkot, Yehuda, UNITED STATES PATENT AND TRADEMARK OFFICE GRANTED PATENT, Oct 2001  A system for bidirectional communication of digital data between a central unit and a remote unit wherein the need for tracking loops in the central unit has been eliminated. The central unit transmitter generates a master carrier and a master clock  Full text available at patent office. For more in-depth searching go to LexisNexisview all 24 results from Patent Offices similar results
20	Apparatus and method for trellis encoding data for transmission in digital data transmission systems  Rakib, Selim Shlomo / Azenkot, Yehuda, UNITED STATES PATENT AND TRADEMARK OFFICE PRE-GRANT PUBLICATION, Sep 2001  A system for bidirectional communication of digital data between a central unit and a remote unit wherein the need for tracking loops in the central unit has been eliminated. The central unit transmitter generates a master carrier and a master clock  Full text available at patent office. For more in-depth searching go to

view all 24 results from Patent Offices similar results

... fast

Results Pages: [<< Prev] 1 2 [Next >>]

back to top

Downloads | Subscribe to News Updates | User Feedback | Advertising Tell A Friend | Terms Of Service | Privacy Policy | Legal

Powered by FAST © Elsevier 2007



Home | Login | Logout | Access Information | Alerts |

### Welcome United States Patent and Trademark Office

☐ Search Results

**BROWSE** 

Check to search only within this results set

SEARCH

**IEEE XPLORE GUIDE** 

Results for "( ( high speed clock<in>metadata ) <and> ( programmable delay<in>metadata ) )"

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

**Modify Search** 

( ( high speed clock<in>metadata ) <and> ( programmable delay<in>metadata ) )

Search

☑ e-mail

» Key

IEEE Journal or

Magazine

IET JNL

**IEEE JNL** 

IET Journal or Magazine

IEEE CNF

**IET CNF** 

IEEE Conference

Proceeding

IET Conference

Proceeding

No results were found.

Display Format:

Please edit your search criteria and try again. Refer to the Help pages if you need assistan

search.

IEEE STD IEEE Standard

Help Contact Us Privacy &

© Copyright 2006 IEEE -

indexed by Inspec\*



Home | Login | Logout | Access Information | Alerts |

#### **Welcome United States Patent and Trademark Office**

☐ Search Results

**BROWSE** 

**SEARCH** 

**IEEE XPLORE GUIDE** 

Results for "( ( clock<in>metadata ) <and> ( programmable delay<in>metadata ) )"

Г

⊠ e-mail

Your search matched 18 of 1532162 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

» Key

**IEEE JNL** 

IEEE Journal or

Magazine

**IET JNL** 

IET Journal or Magazine

**IEEE CNF** 

IEEE Conference

Proceeding

**IET CNF** 

**IET Conference** Proceeding

IEEE STD IEEE Standard

**Modify Search** 

( ( clock<in>metadata ) <and> ( programmable delay<in>metadata ) )

Search

Check to search only within this results set Display Format:

∠ view selected items

1. Post-fabrication clock-timing adjustment using genetic algorithms

Select All Deselect All

Takahashi, E.; Kasai, Y.; Murakawa, M.; Higuchi, T.;

Solid-State Circuits, IEEE Journal of

Volume 39, Issue 4, April 2004 Page(s):643 - 650 Digital Object Identifier 10.1109/JSSC.2004.824706

AbstractPlus | References | Full Text: PDF(808 KB) IEEE JNL

Rights and Permissions

2. Write precompensation circuit for accurate pulse positioning on magneti-Г

Comino, V.;

**Electronics Letters** 

Volume 34, Issue 3, 5 Feb. 1998 Page(s):253

AbstractPlus | Full Text: PDF(128 KB) IET JNL

3. A programmable on-chip picosecond jitter-measurement circuit without a input

Ishida, M.; Ichiyama, K.; Yamaguchi, T.J.; Soma, M.; Suda, M.; Okayasu, T.; V Yamamoto, K.;

Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 201

International 6-10 Feb. 2005 Page(s):512 - 614 Vol. 1

Digital Object Identifier 10.1109/ISSCC.2005.1494094

AbstractPlus | Full Text: PDF(422 KB) | Multimedia IEEE CNF

Rights and Permissions

4. A yield improvement methodology using pre- and post-silicon statistical Г schedulina

Jeng-Liang Tsai; DongHyun Baik; Chen, C.C.-P.; Saluja, K.K.;

Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference

7-11 Nov. 2004 Page(s):611 - 618

AbstractPlus | Full Text: PDF(909 KB) IEEE CNF

Rights and Permissions

5. A 16ps-resolution Random Equivalent Sampling circuit for TDR utilizing a delay generation

Donghwan Lee; Jinho Sung; Jaehong Park;

Nuclear Science Symposium Conference Record, 2003 IEEE

Volume 2, 19-25 Oct. 2003 Page(s):1219 - 1223 Vol.2

AbstractPlus | Full Text: PDF(546 KB) IEEE CNF Rights and Permissions

### A 30 MHz DDS clock generator with sub-ns time domain interpolator and spurious level

Heiskanen, A.; Mantyniemi, A.; Rahkonen, T.;

Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Sympo

Volume 4, 6-9 May 2001 Page(s):626 - 629 vol. 4

Digital Object Identifier 10.1109/ISCAS.2001.922315

AbstractPlus | Full Text: PDF(288 KB) IEEE CNF

Rights and Permissions

### 7. A digital video signal processor for color image sensors

D'Luna, L.J.; Parulski, K.A.; Kenney, T.J.; Hibbard, R.H.; Guidash, R.M.; Shella W.A.; Brown, G.W.; Tredwell, T.J.;

Solid-State Circuits Conference, 1989. Digest of Technical Papers. 36th ISSCI International

15-17 Feb. 1989 Page(s):158 - 159, 323

Digital Object Identifier 10.1109/ISSCC.1989.48240

AbstractPlus | Full Text: PDF(312 KB) | IEEE CNF

Rights and Permissions

### 8. Multichannel optical fiber distribution system for LHC detector timing and Taylor, B.G.;

Nuclear Science Symposium and Medical Imaging Conference, 1992., Confere the 1992 IEEE

25-31 Oct. 1992 Page(s):492 - 494 vol.1

Digital Object Identifier 10.1109/NSSMIC.1992.301306

AbstractPlus | Full Text: PDF(292 KB) IEEE CNF

Rights and Permissions

# 9. A high-speed programmable CMOS interface system combining D/A confiltering

Henriques, B.G.; Franca, J.E.;

Solid-State Circuits, IEEE Journal of

Volume 29, Issue 8, Aug. 1994 Page(s):972 - 977

Digital Object Identifier 10.1109/4.297706

AbstractPlus | Full Text: PDF(548 KB) | IEEE JNL

Rights and Permissions

#### 10. A digitally programmable delay element: design and analysis

Maymandi-Nejad, M.; Sachdev, M.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

Volume 11, Issue 5, Oct. 2003 Page(s):871 - 878

Digital Object Identifier 10.1109/TVLSI.2003.810787

AbstractPlus | References | Full Text: PDF(432 KB) | IEEE JNL

Rights and Permissions

### 11. A clock-tuning circuit for system-on-chip

Elboim, Y.; Kolodny, A.; Ginosar, R.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

Volume 11, Issue 4, Aug. 2003 Page(s):616 - 626

Digital Object Identifier 10.1109/TVLSI.2003.812371

AbstractPlus | References | Full Text: PDF(718 KB) | IEEE JNL

Rights and Permissions

# 12. A 1.2 GHz programmable DLL-based frequency multiplier for wireless ap Chua-Chin Wang; Yih-Long Tseng; Hsien-Chih She; Hu, R.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

Volume 12, Issue 12, Dec 2004 Page(s):1377 - 1381 Digital Object Identifier 10.1109/TVLSI.2004.837997

AbstractPlus | Full Text: PDF(504 KB) | IEEE JNL

Rights and Permissions

## 13. A Receiver with Start-up Initialization and Programmable Delays for Wire Distribution

Xiaoling Guo; Dong-Jun Yang; Ran Li; O., K.K.;

Solid-State Circuits, 2006 IEEE International Conference Digest of Technical F Feb. 6-9, 2006 Page(s):1530 - 1539

<u>AbstractPlus</u> | Full Text: <u>PDF</u>(1657 KB) | <u>Multimedia</u> IEEE CNF Rights and Permissions

### 14. A clock tuning circuit for system-on-chip

Elboim, Y.; Kolodny, A.; Ginosar, R.;

Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28 24-26 Sept. 2002 Page(s):607 - 610

AbstractPlus | Full Text: PDF(656 KB) | IEEE CNF Rights and Permissions

## 15. A 30 MHz DDS clock generator with 8-bit, 130 ps delay generator and -50 level

Heiskanen, A.; Mantyniemi, A.; Rahkonen, T.;

Solid-State Circuits Conference, 2001. ESSCIRC 2001. Proceedings of the 27 18-20 Sept. 2001 Page(s):401 - 404

AbstractPlus | Full Text: PDF(46 KB) IEEE CNF Rights and Permissions

### 16. A fast locking DLL clock synthesizer

Young-Shig Choi; Hyuk-Hwan Choi; Tae-Ha Kwon;

Science and Technology, 2005. KORUS 2005. Proceedings. The 9th Russian-International Symposium on

26 June-2 July 2005 Page(s):830 - 833

Digital Object Identifier 10.1109/KORUS.2005.1507915

AbstractPlus | Full Text: PDF(214 KB) | IEEE CNF

Rights and Permissions

## 17. Design of a digitally programmable delay-locked-loop for a low-cost ultra radar receiver

Paulino, N.; Serrazina, M.; Goes, J.; Steiger-Garcao, A.;

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Volume 1, 25-28 May 2003 Page(s):I-133 - I-136 vol.1

AbstractPlus | Full Text: PDF(351 KB) IEEE CNF Rights and Permissions

18. Bridging the testing speed gap: design for delay testability

Speek, H.; Kerkhoff, H.G.; Sachdev, M.; Shashaani, M.; European Test Workshop, 2000. Proceedings. IEEE

23-26 May 2000 Page(s):3 - 8

Digital Object Identifier 10.1109/ETW.2000.873771

AbstractPlus | Full Text: PDF(468 KB) | IEEE CNF

Rights and Permissions

Help Contact Us Privacy & .

© Copyright 2006 IEEE -





Home | Login | Logout | Access Information | Alerts |

### **Welcome United States Patent and Trademark Office**

☐ Search Results

**BROWSE** 

**SEARCH** 

**IEEE XPLORE GUIDE** 

Results for "(( ( programmable delay<in>metadata ) <and> ( qam<in>metadata ) )) <and> (py..." Your search matched 0 documents.

⊠e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

**Modify Search** 

(( ( programmable delay<in>metadata ) <and> ( qam<in>metadata ) )) <and> (pyr >=

Search

Check to search only within this results set

» Key

IEEE Journal or

Magazine

**IET JNL** 

IEEE JNL

IET Journal or Magazine

**IEEE CNF** 

**IEEE Conference** 

Proceeding

**IET CNF** 

**IET Conference** 

Proceeding

IEEE STD IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistan

Help Contact Us Privacy &:

© Copyright 2006 IEEE -

Indexed by ज्ये Inspec°